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1. INTRODUCTION
1
There has been a rush to exploi t VLSI technology by build-
ing special purpose devices tailored to a particular complex
algorithm: tree machines for searching, sorting and express-
ion evaluation, systolic array processors for numerical
calculations, graph and combinatorial algorithms. The
leverage comes from identifying locality (for high integra-
tion) and uniformity (for mass production) in the algorithm.
But the problem remains:
How does one compose these algorithmically specialized
processors into a larger system?
We must put them together to solve more complex problems.
One solution to the composition problem is to attach a
variety of these specialized processors to a bus, but the
benefi ts of the devices are lost in wasteful interprocessor
data movement. Alternatively, the algoritlunically special-
ized processors could be emulated by microprocessors
connected in a perfect shuffle or other general interconnect-
ion network, but this wastes enormous area, forgoes locality
and introduces routing delays. The devices could be wired
together, but this achieves only one composition and the best
order for the outputs of one processor is not always the
best order for the inputs to the next. The Configurable,
Highly Parallel (CHiP) computer permits the composition of
algori thms in a way tha t retains the locali ty and uniformi ty
of the special purpose devices while providing flexibility.
2. 'lliE CHIP ARCHITECTURE FAMILY
First we present an overview of the main components and
function of CHiP computers. In subsequent sections the
2capabilities and limitations of the components are discussed
in detail.
Informal OVerview
CHiP architectures are characterized by a switch lattice
connecting a set of homogeneous microprocessors (PEs) that
is a slave to a controlling sequential computer (the control-
ler). The switch 'lattice is a regular structure formed from
programmable switches connected by data paths. The PEs are
connected to the switch lattice at regular intervals rather
than being directly connected to each other. External
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Figure 1 shows two examples of switch lattices. The
switches are shown as circles, the PEs as squares and the
data paths as lines. Although the PEs and switches are
drawn in roughly the same scale in the figure, the PEs are
substantially greater in both area and capability. The ex-
amples represent a portion of the lattice that may contain
28 to 216 PEs. Current technology permits only a portion of
the lattice to be placed on a single chip, but because of
the characteristics of the archi tecture discussed below,
"wafer level" fabrication is possible.
The switches are circuit rather than packet switches and
each contains sufficient local memory to store several con-
figuration settings. A configuration setting enables the
switch to establish a direct, static connection between two
or more of its incident data paths. For example, to achieve
a mesh interconnection pattern of PEs for the lattice in
3Figure 1 (a), we assign North-South configuration settings to
the switch rows and East-West settings to the switch columns.
Tnis pattern is illustrated in Figure 2(a). The same lattice
has been configured into a binary tree pattern in Figure 2(b).
As mentioned in the Introduction one motivation for the
CHiP architecture is to provide a flerible means of composing
algorithms to solve large problems. Accordingly, we can
visualize an algorithm as being divided into a sequence of
phases, each with its own interconnection pattern. The PEs
will each be performing different operations in the various
phases as the emulated devices change.
To prepare for a sequence of phases, the controller loads
the $wi tch memories with the proper configuration settings
to achieve the different interconnection patterns. This is
performed by means of a separate interconnection "skeleton"
that is transparent to the lattice. Typically, the loading
of switch settings takes place in parallel with the loading
of program segments for the phase into the FE memories. The
configuration settings for the same phase are loaded into
the same memory location in all of the switches. For ex-
ample, the settings for a tree could be stored in location 1,
the settings for a mesh in location 2, etc.
On a broadcast command from the controller, all switches
implement the configuration setting in the same location.
N'i th the entire lattice configured, the PEs begin synchron-
ously executing the instructions stored in their local memory
in response to this same broadcast command. PEs need not
know to whom they are connected; they simply execute in-
structions such as READ EAST and WRITE NORTHWEST. The
configuration remains static until the controller broadcasts
another command causing a different configuration setting to
be implemented. '!he new interconnection pattern for the next
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4phase is established in a single logical step and PE in-
struction execution resumes. (Detailed examples of this use
of configurability are given in Gannon and Snyder 19B1.)
Clearly, members of the family of CHiP architectures can
differ in many ways: complexity of the lattice, functional
complexi ty and memory capaci ty of the PEs, number of PEs,
interconnection capability and memory capacity of the
switches, width of the data paths, geometry and controller
capacity. We next discuss some of these possibilities.
Processing elements
The computational capacity of the PEs largely determines
the degree to which a CHip machine is a general purpose
computer and is thus influenced by the intended applications.
For example, if the C1'IiP computer is to be used to simulate
the action of other VISI cirelli ts for design verification
purposes, PEs with a few dozen gates suffice to emulate a
node of the circuit. Numerical algorithms provide an en-
ormous class of applications requiring a floating-point
arithmetic capability and substantial (100-200 instruction)
programs. Since complex functions can be implemented in
software, our intui tion says that memory capacity is more
important than functional capability. Early experience with
CHiP algorithm design corroborates this view. We have been
able to make effective use of a technique Schwartz (1980)
calls "summarizing", and therefore we recommend that PEs
used in an n x n lattice have sufficient memory to store at
least n data values.
SWitches
The operation of the switches is very simple and they
might be implemented entirely with "steering" or "pass"
transistors were it not necessary to intersperse drivers.
Even so, they occup~ area that is only a small factor larger
than the minimwn, m , where m is the number of wires of the
data path. The number c of memory locations for storing
configuration settings will be small (..(16) and the degree d,
which is the number of incident data paths, will be either
four or eight.
The crossover capability of a switch refers to the number
of distinct data path groups that can be independently
connected by a switch. We refer to "groups" rather than
path pairs since fan-out is possible, i.e. more than two
directions can be connected simultaneously. The crossover
number g varies from 1 (no crossover) to d/2, and will
5gcnercJ.lly be two since it appears to be difficult to make
very effective use of more crossovers.
The total number of bits required at a switch is thus, dge"
one for each direction for each crossover group for each con-
figuration setting. Though this number is modest, it can be
reduced by permitting settings to be assigned by the con-
troller while the PEs are executing. This "asynchronous
loading" capabili ty eJIPloi ts the fact that configurations
often differ in only a few positions.
Lattice
The lattice structure determines the efficiency of PE
utilization and the convenience of embedding interconnection
patterns. The crucial variable is the aol'X'idor width" w"
the number of data paths separating two adjacent PEs.
(Recall that a single data path is formed from m wires.)
Figure I(a) shows a w=l lattice while Figure l(b) shows a
w=2 lattice. Both lattices are uniform in the sense that all
PEs are separated by the same size corridors, but it is pos-
sible to have a lattice with a variety of corridor widths.
For example, the lattice of Figure 1 (b) could be enhanced by
enlarging the width of every fourth row and column of cor-
ridor pairs to a width of 4. Such an approach permits the
lattice to be interpreted at several "levels" of detail: as
an n/4 x n/4 PE lattice with corridors of width 4 composed of
logical processors that are a 4x4 lattice with 1F2, or as an
nxn lattice with w=2, by ignoring two of the four added
corridors.
To see the impact of a particUlar choice of corridor
width, we must study how the lattice hosts an intercormection
pattern graph. There are two considerations when hosting a
pattern graph: PE degree and edge densi ty of complex inter-
connection paths. The matter of the PE degree, the number of
incident edges, can be dismissed easily. If the pattern
graph vertices, which correspond to PEs, have a degree in
excess of the four or eight degree PEs typically provided,
then we simply couple PEs together to give a larger "logical
PE". For example, two adjacent degree four PEs can be log-
ically coupled together to give a degree six PE; one of them
could simply act as a buffer. Al though this reduces the
number of available PEs, the problem arises infrequently,
since few processes require such large numbers of operands
simUltaneously. When few operands must be received from many
possible sources, the large degree problem can be solved with
the fan-in provided by the switches.
The second problem is that the graph's edge density may
6require many different data paths to pass through a region of
the CHiP lattice. In theory, even a one corridor lattice can
host such a pattern, but to do so may require PEs to be un-
used in the region in order to provide sufficiently many
paths. For example, Figure 3 shows an embedding of K
4
,4 into
a degree eight version of the lattice of Figure 1 (b). In
order to provide paths for the sixteen edges, the center four
PEs must be unused. Increasing the corridor width obviously
raises PE utilization.
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It also lowers the PE density. The fact that the number of
PEs is linear in the area of this lattice means that PE ut-
ilization is inversely related to the area required to embed
the pattern graph in the plane. Graphs requiring a nonlinear
area will underutilize PEs just as circuits described by
these graphs are composed mostly of wire, (Thompson 1980) .
The decision on how wide corridors must be is influenced
by the intended interconnection patterns and how economical-
ly necessary it is to maximize PE utilization. Fortunately,
many algorithmically specialized processors developed for
VLSI implementation have linear area interconnection graphs
and can be hosted wi th optimal or near optimal PE utiliza-
tion when the corridor width is only two. But to host any
planar graph in an nxn PE lattice, an (average) width pro-
portional to at least (Zog n)~ will be necessary, (Leighton
1981), to achieve optimal PE utilization. (Valiant, 1981
shows that Zog n width suffices.) For optimal utilization
in more complex pattern embeddings such as the shuffle-
exchange graph, a much larger width is required (e.g.
proportional to at least n/Zog n, Thompson 1980). These
lattices with nonconstant corridor width have sublinear PE
densi ty per uni t area.
7The impact of these results is as follows.
Up to constant mUltiplicative factors, the CHip
lattice with constant corridor width uses the silicon
area as efficiently as direct VLSI implementations
for all pattern graphs; CHiP lattices with constant
corridor width as well as such universal interconnect-
ion structures as the shuffle-exchange graph cannot use
the silicon area any more efficiently than direct VLSI
implementation or constant corridor CHiP lattices and
they are less efficient for linear area pattern graphs.
Evidently, a constant width corridor is indicated.
The estimates of the previous paragraphs are based on
asymptotic results involving large constant factors and refer
to a purely planar model. They can serve as guidelines (es-
pecially for "wafer level" fabrication), but more practical
considerations are likely to influence the implemented
lattice structure. For example, if only a small portion of
the lattice fits on a single chip, the chips must be wired
toge ther which gives an opportunity to implement a complex
nonlocal interconnection structure in the "third dimension".
"Pin" limitations will also influence the decision. It may
be more efficient to use the pins to increase the parallelism
of data transmission using wide data paths through a narrow
corridor than to use them for a wide corridor of narrow data
paths. The benefits would accrue to the linear area pat-
terns.
Efficient Embedding of Interexmnec:tion Patterns
Even though an interconnection pattern graph may have a
linear area embedding in the plane, a direct translation of
that embedding into the rniP lattice may not be perfectly
efficient. For example, the well known "hyper-Hit planar
embedding of a binary tree (Mead and Conway, 1980), when
Ii teral1y translated into a lattice of corridor width one
leaves nearly half of the PEs unused. The reason is that
unlike plain silicon, the CHiP lattice provides predetermin-
ed sites for the PEs which must be respected.
It is possible (Snyder 1981) to have a perfectly efficient
embedding for the complete binary trees in a lattice for
which w=l. That is, a 2k x 2k PE lattice can host a complete
binary tree with 22k_ 1 nodes. Figure 4 illustrates a portion
of this intricate, but straightforward, embedding.
Although the embedding of Figure 4 is efficient in terms
8of PE utilization, there are other considerations to be
weighed. In particular, propagation delay is an important
problem and this embedding contains paths of length pro-
portional to n for an nxn PE lattice. There are planar
embeddings for complete binary trees with paths of length
proportional to n/Zog n (Paterson et aZ.), which is the best
possible. These embeddings can be made just as efficient in
terms of PE utilization ang wo~~Q. probably be preferred.
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3. CONCLUSIONS
We have introduced the CHiP architectures and discussed
some of the design decisions influencing their structure.
The mul tiphased processing paradigm was discussed as a means
of using configurability to compose algorithms. But there
is another way to use configurability to compose algorithms.
Pipelined algori thrns are best composed by coupling the
PEs of one algori thm with those of the next in such a way
that the outputs of the first become inputs to the second.
The CHiP processor supports that composition method easily.
Each of the algorithms is embedded in a region of the lat-
tice so that the input side(s) of the first region is
adjacent to the perimeter and the output side of this and
subsequent processor arrays are adjacent to their
9successor algorithm's PEs. This approach uses "intraphase"
configurability (as opposed to the "interphase" configur-
ability of tile previously mentioned paradigm) to arrange for
the embedding and connectivity of the processor arrays and
to "scale" them since their size often depends on a parameter
of the input. The controller can make these modifications at
loading time. A complete example of composing the Kung and
Leiserson systolic arrays (Mead and Conway, 1980) is given in
Snyder, 1981.
Obviously, the CHiP architecture is very fault tolerant.
Once a faulty PE, switch or data path is discovered, it is a
simple matter to configure around the offending element(s).
Perhaps the most effective way to use this facility is for
wafer level fabrication. With this approach the wafer is
viewed as a enormous chip where the dicing corridors are used
for data path corridors. A wafer is accepted if. after test-
ing, a regular kxk sublattice was found to be functional.
Onboard mapping circuitry could map the addresses of the
logical PEs and switches onto the functional elements of the
wafer.
In summary, the OIiP architecture provides flexibility for
algori thm composi tion. Accordingly, the many design par-
am.=ters left unspecified in this discussion will be set
based on our ongoing research into algorithm design for the
aup architectures.
ACKNOWLEDGEMENTS
I t is a great pleasure to thank my colleagues, Dennis
Gannon, Janice Cuny, George Holober, Ching Hsiao, Paul
McNabb and Kye HedlWld, who have contributed in innumerable
ways to these ideas. The work described herein is part of
the Blue CHip project which is supported in part by Office
of Naval Research Contracts NOOOI4-BO-K-OB16 and
N00014-BI-K-0360. The latter is Task SRO-IOO.
REFERENCES
Gannon, D.B. and Snyder, L. (19Bl), "Linear Recurrence
Systems For VLSI; The Configurable, Highly Parallel
Approach," Int'l Conference on Parallel Processing,
(to appear)
Leighton, F.T. (19B1), "New Lower Bound Techniques For VLSI"
'IWenty second Ann. Symposium on the Foundations of Com-
puter Science, IEEE (to appear)
10
M~ad, C. and Conway, L. (1980) Intl"oduction to VIEr Systems
A.ddison-Wesley
Paterson, M.S., Ruzzo, W.L. and Snyder L. (1981) "Bounds
on the minimax edge length for complete binary trees, II
Thirteenth Annual Symposium on the Theory of Computing,
ACi'1
Schwartz, J.T. (1980) "TJltrar.omputers", ACM Transactions
Programming Languages and Systems
Snyder, L. (19B1) "Introduction to the Configurable, Highly
Parallel Computer," Purdue University Tech. Report 351
Thompson, C.D. (1980), "A Complexity Theory for VIS I , " Ph.D.
'Ihesis, Carnegie-Mellon uni versi ty
Valiant, L.G. (1981) "universality Considerations for VLSI
Cireui ts ", IEEE Transactions on Computers'
